617. 1N-11549

CT393801

A HIGH-ORDER LANGUAGE FOR A SYSTEM OF CLOSELY COUPLED PROCESSING ELEMENTS

Final Report

NASA Grant NAG-3-232

Stefan Feyock and W. Robert Collins Department of Computer Science College of William and Mary Williamsburg, Virginia 23185

July 1986

•• • •

4. 17

· 0
1

#### ABSTRACT

The research reported in this paper was occasioned by the requirements on part of the Real-Time Digital Simulator (RTDS) project under way at NASA Lewis Research Center. The RTDS simulation scheme employs a network of CPUs running lock-step cycles in the parallel computations of jet airplane simulations. Their need for a high order language (HOL) that would allow non-experts to write simulation applications and that could be implemented on a possibly varying network can best be fulfilled by using the programming language Ada\*. We describe how the simulation problems can be modeled in Ada, how to map a single, multi-processing Ada program into code for individual processors, regardless of network reconfiguration, and why some Ada language features are particularly well-suited to network simulations.

0

÷

Ada is a trademark of the Department of Defense

#### INTRODUCTION

The need for ever more detailed information about systems whose sophistication and complexity is continually growing inevitably places increasingly rigorous demands on the simulation models on which this information depends. The work described in this report was occasioned by the efforts of workers at NASA/Lewis Research Center to develop high-performance computer hardware to support real-time simulation of jet engines, both for the purpose of detailed analysis of system dynamics, and to support the development of digital controls for such propulsion systems [1]. The hardware is structured in the form of a network of communicating microprocessors running in parallel. The need for a higher-order language capability for programming such a network has led to the research described in this report.

## HARDWARE CONSIDERATIONS

We will begin by describing the hardware being developed; a more detailed discussion may be found in [2], on which our description is based.

development of complex digital electronic controls for The aircraft propulsion systems requires engine simulations that run in real time and provide a high degree of accuracy and user In addition. the use of propulsion system interaction. simulations in many hardware-in-the-loop applications adds the further requirement that these simulations be implemented on dedicated, portable, and reliable hardware. The advent of microcomputer technology has made compact, low cost, portable computing power readily available. Currently available off-the-shelf microcomputers, however, do not of themselves possess the necessary computational speeds to perform accurate simulations of complex dynamic systems such real-time as aircraft propulsion systems. The approach to this problem adopted by NASA Lewis Research Center in its Real-Time Digital Simulator (RTDS) project is the use of microcomputers in parallel. By using parallel processing it is possible to retain the cost, size, and portability advantages of microcomputers and achieve the accuracy necessary for real-time simulation by increasing the number of computations per unit time.

and the second sec

As work on this project progressed, it became clear that it was not necessary for the program model to reflect low-level details of the computer hardware on which it was to run. By means of progressive abstraction it was possible to create a high-level model that can be effectively mapped to a variety of

Page 3

hardware configurations, ranging from the lock-step regime originally envisioned to the more sophisticated data-flow architecture that is currently being investigated. To lay the groundwork, we first present the hardware plan as originally conceived, and then indicate how it can be abstracted to obtain a more general model of network computation.

The original structure of the simulator is shown in Figure 1 (from [2]). The core of the system consists of a transfer schema which synchronizes up to 10 16-bit processing elements (PEs) on a high-speed transfer bus. All but two of the PEs perform simulation computations. One of the remaining PEs is of the same architecture but dedicated to input/output functions. The last PE is a special-purpose processor to link low-speed, operator-type functions with the high-speed simulator core. The Front End Processor provides an operator interface as well as handling of peripheral communications and other simulator overhead, such as downloading of programs to the simulator's PEs.





The simulator operation is separated into two basic cycles a compute cycle and a transfer cycle. During the compute cycle, pre-defined a each PE performs the numerical computations for of these completion task. Upon simulator part the of computations, the PE sets a transfer flag to indicate that it is ready to enter the transfer cycle. The transfer schema initiates a transfer cycle when all PEs have set their transfer flags. Operator control over the simulator is accomplished via the Front-End Processor and the Real-Time Executive. Such functions as simulator programming, mode control, operator advisories, and commands are provided. The Front-End Processor handles the peripheral communications for the simulator (CRT, keyboard, floppy disk, etc.). There is also a host computer interface which allows uplinking and downlinking of data to and from the host.

#### The Abstract Model

is immediately clear that several aspects of this It configuration can be generalized; there is no reason that the model should remain specific to, say, ten 16-bit processors. . The step to a system of arbitrary processors undergoing a synchronized series of compute and data transfer cycles under the supervision of a transfer schema is not difficult to make. It is less obvious, however, that the transfer schema need not be an actual piece of hardware, but may be virtual: the embodiment within the program model of the data transfer discipline that is in effect. Once this has been realized, it becomes clear that the requirement of lock-step cycles can be relaxed: the program model has been abstracted to a set of modules specifying the code for each processor, and the discipline for transferring data among them. A data flow architecture is thus among the possible instantiations of this model; the data transfer discipline in this case becomes

- begin computation when all required input has arrived;

- transmit data to all specified recipients when computation of this data is complete.

It is important to keep this "virtuality" of the transfer schema in mind during the subsequent discussion.

Page 7

#### PROGRAMMING LANGUAGE CONSIDERATIONS

The use of programming languages of an abstraction level higher than that of assembly language is now so widespread both for systems and applications program development that it is difficult to recall how controversial such use was until recent years. The ability of the assembly language programmer to maximize program efficiency by means of direct control of machine operations was deemed more important than the convenience and programming speed gained by use of high-order programming languages (HOLs).

The change in programming practice in recent years leading away from this state of affairs is well known. Hardware costs have dropped drastically, both in absolute terms and with respect to software development costs. Software systems have increased in size and complexity, emphasizing the need for code clarity and maintainability. Finally, the development of integrated microelectronic digital circuitry has led to the widespread use of embedded computer systems in military and aerospace environments that require absolute software reliability.

The result of these developments has been to make the use of HOLs standard practice in an overwhelming number of software development efforts. The urgency of the requirement for reliable and maintainable code has produced intensive research efforts in the area of programming languages and systems, with the result that modern HOLs not only encourage and facilitate the development of high-quality software while achieving efficiency levels competetive with hand-coded assembly language programs, but can be implemented expeditiously by means of the powerful compiler construction fools that have been developed in recent years. The resulting availability of (cross-)compilers has made programming even quite rudimentary microcomputers in a HOL common practice.

The advent of networks of microcomputers, however, has resulted in a software lag once again. While compilers can be generated for single machines quite rapidly, each configuration of a network is logically equivalent to a different computer, requiring a new compiler to distribute code among the nodes. An additional problem is the dependence of the HOL itself upon the network. Allowing the different microcomputers to communicate among each other is a hardware implementation problem. How the HOL facilitates the generation of efficient code to provide for rapid communication and synchronous behavior is a software problem which is just beginning to be addressed.

#### RESEARCH OBJECTIVES

and a second second

Any HOL being considered has to satisfy a host of constraints and requirements necessitated by the general properties of simulation practices and the particular microcomputer network. Some of these requirements are:

- 1. The HOL must be implementable on any computer or combination of computers. In particular, it is useful to be able to run the simulation on a uniprocessor.
- 2. The HOL must have the capability for specifying communicating parallel processes.
- 3. The HOL must support the special requirements of interactive-mode simulations applications.

An evaluation of existing HOLS led to the choice of Ada [3] as best suited to these requirements. A discussion of this evaluation and the considerations influencing this decision is contained in [4]. In the present report we describe

- A. A determination of suitable means of mapping the abstract structures of Ada into the hardware configuration.
- B. A precompiler that performs this mapping.
  - C. Advantages of using Ada as the programming vehicle for this project.

#### PROGRAMMING MODEL REQUIREMENTS

A consideration in the suitability of Ada for the RTDS project is how well the language allows the expression of a good programming model of the underlying physical reality. We imposed several constraints on the programming model itself:

- 1. The program model must be executable directly on a uniprocessor.
- 2. The program model must be as simple and natural as possible, since it must be readily programmed by non-experts and should not, therefore, involve complicated synchronization concepts.
- 3. The program model must be safe, that is, modules contained within should not be able to tamper with or be affected by other modules' data or execution.
- 4. The program model should be standardized sufficiently in order that it can easily be mapped to the individual programs suitable for the nodes of specific distributed networks.

Any solution to the problem of modeling a simulator network in terms of Ada must fulfill the basic requirements imposed by the application: it must be efficient and it must be independent of the particular structure of the network. Our approach was to tailor the program to reflect the structure of the <u>problem</u>, not of the <u>hardware</u>. Since the hardware itself is presumably designed with efficient execution of this class of problems in mind, efficiency is a natural consequence of this approach. Our solution fulfills the machine-independence requirement as well: the resulting program can be run equally well on a time-slicing uniprocessor, and, by employing the techniques to be discussed, on the network that is the ultimate target machine.

As indicated, our approach is based on having program structure mirror problem structure as closely as possible. A representative case employs concurrent processes running in parallel to perform the requisite computations, transmit data to each other when done, and then resume. Our Ada model program follows this structure exactly: an independent concurrent program unit corresponds to each independent process of the problem, and these units follow the compute/transfer cycle just outlined.

A central idea of our model was to collect all information pertaining to any one processor into a coherent, self-contained module, allowing a clear and elegant notation for specifying both computation and data transfers. As will be seen, the Ada <u>package</u> concept appears tailor-made for this purpose, and the Ada task concept is a natural implementation of concurrency.

#### Ada Tasks

Processes that can execute concurrently are specified in Ada by tasks. The process specified by a task begins execution when the task's declarations are elaborated; in this sense tasks resemble main programs rather than subroutines. Concurrently active tasks can communicate with each other by means of <u>entry</u> <u>calls</u>. An <u>entry</u> of a task is specified by means of an accept statement, which has the (simplified) syntax

# accept <entry> ( <parameters> ) do <statement\_sequence> end;

A task T1 can call an entry E in another task T2 by specifying the name of the called task and entry:

T2.E;

The effect of such a call is to force process synchronization: if T2 has not reached the corresponding

#### accept E;

statement, then T1 must queue up until T2 does. If, on the other hand, T2 reaches the

#### accept E;

statement before another task has called entry E, T2 must wait until an entry call to this entry occurs. Once either condition is satisfied, a <u>rendesvous</u> takes place: the code specified in <statement\_sequence> is executed, with inter-task data transfer occurring via the entry parameters. Upon completion of the

## Page 13

rendesvous the tasks resume independent concurrent operation.

and the second second

Tasks are usually declared as a two-part entity in Ada programs: the <u>task specification</u> and the <u>task body</u>. The task specification specifies the names of the task's entries and the names and types of the paramenters. It constitutes at once a "forward declaration" and a user interface for the subsequent task body.

The task body, in turn, contains the code specifying the process's activity. Outside entities may in general communicate with this code solely via entries; the task body is closed to them otherwise. Figure 6 gives an example of a task specification, while Figure 7 contains the corresponding body.

#### Ada Packages

# Data/Process Encapsulation.

The prospect of multiple processes running in parallel involves certain problems with respect to data access. In particular, obvious difficulties arise if two processes are allowed to update the same data simultaneously, or if one tries to read data that another is updating. The need to impose discipline on such contention led to the concept of data encapsulation. Data subject to contention is placed inside programming language constructs that force processes to access the data using a set of strictly circumscribed functions.

<u>Packages</u> are the encapsulation mechanism provided by Ada. Program resources may be collected into a coherent unit by means of this facility, and made available to tasks and subprograms that require access to these resources. It is important to note that the ecapsulated resources may include not only type and data declarations but also subprograms and tasks.

As is the case with other Ada program units, packages are specified in two parts: the <u>package specification</u> and the <u>package body</u>. The package specification contains all the information that is to be accessible ("visible") to the user, in particular the data he may manipulate, and the specifications of subprograms and tasks he may reference. It should be emphasised that for tasks it is only the task entries that are specified in the task specification part, which in turn is the only part of the task that is present in the package specification. Figure 4 illustrates a package specification.

A <u>package body</u> contains all the machinery needed to implement the subprograms and tasks whose specifications are to be found in the package specification: the subprogram and task bodies, as well as any variables and types required by this machinery. Constructs within a package body are in general invisible to the user, who may access only what has been made available to him in the package specification. Figure 5 depicts a package body containing the task body for CODE; it also illustrates the mechanism for making a package available to a pro gram unit: the <u>with</u> statement. In this case it is the package TRANSFER\_SCHEMA that is made available to package body FAN\_INLET.

#### THE ADA MODEL

The Ada model combines the two distinct Ada constructs, tasks and packages, for the two programming requirements of concurrency and efficient data transfer. The code for each of the hardware processing elements is specified by an Ada task, which we call the <u>hardware task</u> pertaining to that processor. Using packages and visibility commands, the flow of data between concurrent processes can be specified and controlled by a single process, called the <u>transfer schema</u>. Consequently, if the transfer schema is designed and programmed correctly, then all communications are correct.

As indicated above, the best way to model the processing elements is to use a single package for each processing element. The package body (normally invisible to other programming modules) contains the hardware task which corresponds to the code to be executed on the processing element. The package specification (or visible part) contains all the variables needed for import/export and the task entries needed for synchronization. The major benefit of this standardization and data hiding is that the conversion of the model to a program suitable for a network is made tractable.

# MAPPING THE MODEL TO THE HARDWARE

Many of the advantages of using a suitable HOL in distributed programming will be lost unless a good way is found to map the programming model constructed in the HOL to the individual nodes in the hardware network. There does not exist any compiler that will translate abstract programming models into code for any RTDS network. Such a compiler would be expensive to construct and would have limited utility, for any change to the network would necessitate major changes in the compiler. If, however, a single program (or compilation) is written for a network and a series of programs, one for each node in the network, is desired, then a solution is to convert the program text for the whole network into a series of individual program texts suitable for each processor. At that point a standard compiler for the HOL for the individual processor may be employed to derive code for the processor. The conversion from a single text to multiple texts is accomplished by a program called a precompiler.

The elegance, utility, and power of the Ada model synergistically coupled with especially useful Ada constructs argue convincingly in favor of a precompiler with Ada source and target texts as the best solution to the HOL-network problem. The expected proliferation of Ada compilers also makes the Ada-to-Ada precompiler solution attractive, obviating the construction of code generators for each kind of target computer. There will be more Ada compilers available for different processors than for any other real-time language. The Ada language itself is particularly well-suited to the of Ada's useful features precompiler solution. One in bare-computer, real-time computing is the representation specification. The programmer is allowed to insert machine dependencies into Ada code: for example, he may specify the absolute address of variables or insert assembly language code. The ability to reach through the HOL virtual computer to the actual hardware is generally considered harmful because of potential programmer abuse. However, applications programmers will not be employing these representation specifications; the precompiler will use them to convert rendezvous code and other machine-dependent code into the code necessary to effect bus communications. Bus communication usually involves knowing absolute addresses and manipulating bits, both of which are difficult or impossible in most HOLs. However, the precompiler will have no trouble inserting such code, and will still produce an Ada program rather than an assembly language program.

A second feature of Ada well-suited to the precompiler solution is the <u>pragma</u>, or compiler directive. Programmers may use pragmas almost anywhere in Ada text for almost any purpose. Some pragmas are built in the language, for example, the pragma OPTIMIZE, which takes one of two parameters. TIME or SPACE. Other pragmas are allowed by particular implementations. If an implementation does not recognize a pragma, the pragma is ignored. We intend that the Ada program model contain pragmas (for example, CODE\_MAP) meant for the precompiler to aid the precompiler in its execution. These same pragmas will have no effect when compiled by a uniprocessor compiler, thus allowing the exact same text to work on a uniprocessor directly (with simulated parallelism) or on a network after precompiling.

### THE OPERATION OF THE PRECOMPILER

The precompiler was generated from a LALR(1) grammar for Ada by the PARGEN parser generator component of the Mystro Translator Writing System [5] developed at the College of William and Mary. It employs two passes to delineate precisely which variables are intended for transfer, which variables must be placed in absolute memory locations, which constructs correspond to the hardware tasks, and so on. Its final pass produces a series of text files corresponding to uniprocessor Ada programs. The precompiler operates on two assumptions. The first is that the coding conventions dictated by the programming model are followed. For example, each separate processing element must appear in a distinct package, the first task in that package is the code for the element, all interprocess communication is done via calls to the transfer controller package, etc. These conventions are tailored to the problem to be solved. Changes to the conventions may necessitate changes to the precompiler. The precompiler can therefore only be used in simulations which conform to the programming model. This is not unduly restrictive, since the programming model is general enough to encompass a large class of simulations.

The second major assumption is that all processing elements must synchronize after each computation cycle. This synchronicity is exploited to simplify the structure of the transfer controller package and the loops in the resulting single processor code.

The precompiler splits a multitasking program which satisfies the programming model into a set of single-processor programs. The two conceptual steps the translator must perform are:

Determine the names of packages that represent processing elements and the transfer controller.

Page 20

For each processor package that represents a processing element, create a procedure to run on a separate processor. This procedure is formed from information obtained from the original processor package and the transfer controller.

The collection of separate programs (Ada procedures) produced by the precompiler must be functionally equivalent to the original multitasking program. As has been described above, the original package used to represent a processing element communicates its values to other packages via a package called the transfer controller. After splitting, communication must be accomplished via a bus. The transfer logic resident in the transfer controller must thus be distributed to the split procedures. This is accomplished by the precompiler replacing waits for the transfer controller by calls to a bus package, followed by a wait in a busy loop. These calls explicitly pass or receive the values to be transferred and the destination address.

# PRECOMPILER EXAMPLES

Details of how these steps are performed are given in a subsequent section. We first illustrate these steps for two sample processing element packages A and B, and a transfer controller package called TRANSFER\_CONTROLLER. These packages are identified to the precompiler via the <u>pragma</u> compiler directive. We then show the effect of the precompiler on the fan inlet example of Figures 4, 5, 6, and 7.

Here is the original Ada program. This program will run correctly on a uniprocessor, or can be processed by the precompiler to produce the split procedures shown below.

```
pragma code_map(internal => A, actual => "CPU_A");
pragma code_map(internal => B, actual => "CPU_B");
-- the above pragmas tell the precompiler which package
-- ("hardware task") will be mapped to which actual machine
pragma transfer(TRANSFER_CONTROLLER);
-- This pragma tells the transfer controller that the data
-- transfers are specified in the package named TRANSFER_CONTROLLER
package A is
 x, y: integer := 1; -- moved to split procedure
  task A_code is
     entry START_UP; -- replaced by precompiler
     entry RESUME: -- replaced by precompiler
  end A_CODE;
end A;
package body A is
  task body A_CODE is
  begin
     accept START_UP; -- replaced by precompiler
     100p
       x := x + y; -- or any arbitrary computation
       TRANSFER_CONTROLLER.SIGNAL; -- signal completion
       accept RESUME; -- replaced by precompiler
     end loop;
  end A_CODE;
end A;
```

```
Figure 2.a
```

```
package B is
 x, y: integer := 1; -- moved to split procedure
 task B_code is
.
     entry START_UP; -- replaced by precompiler
     entry RESUME; -- replaced by precompiler
 end B_CODE;
end B;
package body B is
 task body B_CODE is
 begin
     accept START_UP; -- replaced by precompiler
     loop
      x := x + y; -- or any arbitrary computation
      TRANSFER_CONTROLLER.SIGNAL; -- signal completion
      accept RESUME; -- replaced by precompiler
     end loop;
 end B_CODE;
end B;
```

Figure 2.b

task TRANSFER\_CONTROLLER is entry SIGNAL: end TRANSFER\_CONTROLLER; task body TRANSFER\_CONTROLLER is No\_of\_processors: constant = 2; Signal\_count: integer range 0 .. No\_of\_processors; begin -- start up both processes: A. START\_UP; B. START\_UP. 100p Signal\_count := No\_of\_processors; while Signal\_count > 0 loop accept SIGNAL; Signal\_count := Signal\_count - 1; end loop; -- busy wait for everybody to finish A.y := B.x; -- moved to split procedure B.y := A.x; -- moved to split procedure A\_CODE.RESUME; B\_CODE.RESUME; end loop; end TRANSFER\_CONTROLLER;

#### Figure 2.c

The packages shown in Figures 2.a, b, and c will run perfectly well on a uniprocessor, simulating concurrency and allowing the programs in question to be debugged. When desired, they can be mapped by the precompiler to Ada code that will run on separate machines, communicating via a hardware bus. The precompiler produces as output the following Ada programs:

```
with BUS; use BUS;
procedure A is
  x, y: integer := 1; -- moved from original package
begin
  -- the following loop is created and inserted by
  -- the precompiler
  100p
     exit when INPUT_READY;
     -- busy loop, waiting for signal
     -- corresponds to accept START_UP in original
  end loop:
  100p
     MOVE(TO => y, FROM => x_LOC);
     -- MOVE is a bus package procedure. This call is
     -- created and inserted by the precompiler
     x := x + y;
     -- TRANSFER is a bus package procedure. This call is
     -- created and inserted by the precompiler
     TRANSFER(VALUE => x, SEND_TO => B, ADDRESS => y_LOC);
     -- the following loop is created and inserted by
     -- the precompiler
     100p
        exit when INPUT_READY;
        -- busy loop, waiting for signal
        -- corresponds to accept RESUME in original
     end loop;
  end loop;
end A;
```

.

Figure 3.a

```
The procedure for B is similar:
procedure B is
 x, y: integer := 1;
begin
  100p
     exit when INPUT_READY;
     -- busy loop, waiting for signal
     -- corresponds to accept START_UP in original
  end loop;
  100p
     MOVE(TO => y, FROM => x_LOC);
     x := x + y;
     loop
        exit when INPUT_READY;
        -- busy loop, waiting for signal
        -- corresponds to accept RESUME in original
     end loop;
     TRANSFER(VALUE => x, SEND_TO ≈> A, ADDRESS => y_LOC);
  end loop;
```

end B;

Figure 3.b

# A JET ENGINE SIMULATION EXAMPLE

We now give a more realistic example, representing a portion of an actual jet engine simulation. Suppose that the code for the FAN\_INLET computations of a jet engine simulation is to be assigned to hardware processor 1. This assignment is specified by means of the pragma shown in Figure 4. The code depicted there corresponds to the visible part of the FAN\_INLET routine. The entries START\_UP and RESUME are needed for synchronization. When either is called (like a subroutine), the execution of the code for FAN\_INLET can start or resume. Each of these package specifications can and should be compiled separately.

pragma CODE\_MAP(INTERNAL => FAN\_INLET, ACTUAL => "processor 1"); -- Informs the precompiler that -- code for FAN\_INLET will be -- on CPU node processor 1 pragma transfer(TRANSFER\_SCHEMA); package FAN\_INLET is -- Here are the declarations of -- the transfer variables. -- They will need addresses for -- bus transfer and the data base: A, B, C : VECTOR; -- Here is the task specification -- with synchronization entries: task CODE is entry START\_UP; entry RESUME; end CODE; end FAN\_INLET;

Figure 4

The Ada compilation unit which contains the code for FAN\_INLET is given in Figure 5. The with statement is a directive to the compiler that this package body should be compiled with the specification of the transfer schema task. This is necessary since entry SIGNAL of the transfer schema is called. The body of the package consists of the task body only. The task body contains three rendezvous which are the Ada constructs used for communications between tasks.

```
with TRANSFER_SCHEMA;
package body FAN_INLET is
   -- Here is the body of the task:
  task body CODE is
      -- Here are local declarations
      -- not involved with data transfer.
      -- These will need addresses:
      TEMP : VECTOR;
   begin
      accept START_UP;
      100p
         TEMP := A;
         A := A + B;
             := TEMP - C;
         в
         TRANSFER_SCHEMA.SIGNAL:
         accept RESUME;
      end loop;
   end CODE:
end FAN_INLET;
```

Figure 5

The text for CODE has these semantics: Task CODE is suspended until it receives a call (from the transfer schema) to the entry START\_UP. The task then enters an infinite loop which consists of its calculations, a call to an entry of the transfer schema indicating that its calculations are done and its export variables are ready for export, and suspension until it receives a call (from the transfer schema) to the entry RESUME indicating that the variables necessary for the next cycle have been imported.

As can be seen from the models for the hardware processing elements, a critical cog in the overall model is the transfer schema task. Its specification, given in Figure 6, must be compiled with the task bodies described in Figure 5. The body of TRANSFER\_SCHEMA, given in Figure 7, must be compiled with the package specifications corresponding to the processing elements since the transfer schema task must be aware of the import/export variables and the synchronization entries.

task TRANSFER\_SCHEMA is entry SIGNAL; end TRANSFER\_SCHEMA;

### Figure 6

The body of, the transfer schema contains two local declarations: a constant TOTAL indicating the total number of processing elements to be synchronized and a counter variable COUNT to tell when all the processing elements have completed their calculations.

```
with FAN_INLET;
with REAR_DUCT;
with FORWARD_SENSOR;
task body TRANSFER_SCHEMA is
   No_of_processors : constant := 3;
   Signal_count : INTEGER range 0..No_of_processors;
begin
   -- start up all three processes:
   FAN_INLET.CODE.START_UP;
   REAR_DUCT.CODE.START_UP;
   FORWARD_SENSOR.CODE.START_UP;
   loop
      Signal_count := No_of_processors;
      while Signal_count > 0 loop
         accept SIGNAL;
         Signal_count := Signal_count - 1;
      end loop; -- busy wait for everybody to finish
      FORWARD_SENSOR.W := FAN_INLET.A;
      REAR_DUCT.X ' := FAN_INLET.C;
      FAN_INLET. CODE. RESUME;
      REAR_DUCT. CODE. RESUME:
```

FORWARD\_SENSOR.CODE.RESUME;

end loop; end TRANSFER\_SCHEMA;

Figure 7

The code for the transfer schema has these semantics: all the hardware tasks are started by calls to the START\_UP entry in each hardware task. Then the transfer schema enters an infinite loop in which it awaits entry calls from the hardware tasks indicating that they have finished their computations. The "accept SIGNAL" in the transfer schema is matched with the "TRANSFER\_SCHEMA.SIGNAL" entry calls in the tasks for rendezvous. After all the tasks have signaled completion, the transfer schema transfers the variables.

#### FORWARD\_SENSOR.W := FAN\_INLET.A

means that the value of variable A in FAN\_INLET is to be stored in the location of the variable W in FORWARD\_SENSOR. In а uniprocessor, this is a straightforward assignment. In А network, the assignment will be converted to instructions (calls to a bus handler package) to allow the value of A to be communicated by the bus to the location of W. After the variables have been transferred, the transfer schema signals each hardware task to resume execution by calling the RESUME entry of the task. Recall that the tasks have been suspended while the variables were transfered because of the "accept RESUME" statements. This completes the cycle of execution in the transfer schema.

The Ada program model for a processing element in Figures 4 and 5 will be converted by the precompiler to the main program given in Figure 8. The two busy loops are broken either by interrupts or a switched bit (depending on the nature of the bus communications) to synchronize the startup and the import of data. The system library function INPUT\_READY may be coded independently of the precompiler to accomodate changes in the network configuration or basic design. The system library procedures MOVE and TRANSFER control the moving of data from the bus depot to their memory locations and the moving of data from memory to the bus depot and then through the bus itself. The code for these system library routines may be high-level Ada code, assembly language, a call to a hardware procedure, or a combination of these that moves the export variables to the bus depot and signals that the import variables have all arrived. The three routines are located in the package BUS, and may be named directly because of the "with" and "use" clauses preceeding the main program FAN\_INLET. The rest of the code mimics that of the original hardware task.

```
with BUS; use BUS;
procedure FAN_INLET is
   A, B, C : VECTOR;
   for A use at 16#A0#;
   for B use at 16#A8#;
   for C use at 16#B0#;
   for TEMP use at 16#B8#;
   -- 16# indicates that the
   -- addresses are hexadecimal
begin
   -- the following loop is created and inserted by
   -- the precompiler
   100p
      exit when INPUT_READY;
      -- Busy loop, waiting for signal
      -- that input arrived at depot.
      -- Corresponds to START_UP.
   end loop;
   100p
      -- Move variables from bus depot
      -- to their memory locations.
      MOVE(TO => A, FROM => A_LOC);
      MOVE(TO => B, FROM => B_LOC);
      MOVE(TO => C, FROM => C_LOC);
      TEMP := A;
      A := A + B;
      B
          := TEMP - C;
      -- The value of A will be sent
      -- to FORWARD_SENSOR to be
      -- stored in the bus depot
      -- for variable W there.
      TRANSFER(VALUE
                      => A,
               SEND_TO => FORWARD_SENSOR,
               ADDRESS => W_LOC);
      TRANSFER(VALUE => B,
               SEND_TO => REAR_DUCT,
               ADDRESS => X_LOC);
```

-- the following loop is created and inserted by -- the precompiler loop exit when INPUT\_READY; -- Corresponds to RESUME in original end loop; end loop; end FAN\_INLET;

#### Figure 8

## PRECOMPILER CONSTRUCTION TOOLS

The MYSTRO translator writing system [5] was used to implement the precompiler. Many of the problems encountered in constructing compilers or, in this case, a precompiler, admit the same solutions regardless of the specific language being translated. MYSTRO employs several skeleton compilers appropriate to most programming languages. Except for minor, clearly-marked areas, any skeleton's code can be used to produce a complete listing, read lines for parsing, produce symbolic cross-references, and so on. The particular skeleton chosen for this project also includes hashing routines and multi-level error recovery.

The initial precompiler was generated by the MYSTRO parser generator PARGEN, which computed and merged parse tables for a complete Ada grammar into the skeleton compiler. Pascal semantics were included in the input grammar, and automatically inserted into the SYNTHESIZE procedure, which associates semantics with the appropriate syntax.

#### Page 35

### OPERATION OF THE PRECOMPILER

2

In order to split the original multiprocessing input program into separate uniprocessing programs that will run on the nodes of the network, the precompiler makes two passes: an information-gathering first pass, and an output second pass. While gathering information, the precompiler must know which packages represent processing elements and mark sections of their code. It does this by creating, as part of its semantics for the CODE\_MAP pragma, a list of the packages that represent processing elements. Each element of this list holds information needed to split the program into the intended separate programs.

Once a processing element package specification is found, the location of the start of the specification is noted in that package's descriptor. The first task specification encountered after processing the package specification designator is marked in the descriptor and designates the end of information needed from the package specification. At this point the precompiler also records in the descriptor the names of all the entries declared within the nested task specification.

When the body of a processing element package is found, the package descriptor is stacked to allow for package nesting, thus preventing erroneous location information. The task body's

Page 36

location inside the package body is recorded in that package's descriptor. This task body corresponds to the nested task specification found in the package specification. Inside this task body, the <u>loop</u> and <u>end loop</u> for the outermost loop are both recorded in the descriptor to allow for the transfer of bus variables in and out of the simulated processor. Throughout the task body, entry names found in <u>accept</u> statements are compared with the entry list within 'the package's descriptor. The locations of those that match are recorded and the rest ignored. These <u>accept</u> statements will be converted to busy loops in the rewriting phase of the precompiler. The end of the package body is also recorded as the end of the information needed to complete this processing element package.

Information regarding the bus variables and the synchronizing entries must also be gathered during this first pass; they are found inside the specification and body of the transfer controller. Several lists are created during the first pass: entries declared within the transfer controller's specification, variables to be moved into each processor at each loop iteration within the processor, and variables to be transferred to the bus depot for use in another processor at the end of each loop iteration.

The information-gathering first pass is by far the more complex of the two passes. It is a straightforward matter to separate the file containing the input program into several files containing processing element programs.

The complexity of the first pass is mitigated by the fact that the precompiler is syntax-directed. The Ada grammar consists of nearly five hundred rules, only a small portion of which affect the precompiler's task. Each rule is like a small program; the programmer need only concern himself with developing correct semantics for that rule and passing information through the semantics stack to other rules. For example, the rule

#### cpragma> ::= pragma <identifier>

can be used to associate with CODE\_MAP semantics that enquire about the identifier. In fact, the SYNTHESIZE procedure contains the following case:

(\* <pregma> ::= pragma <identifier> \*)
if <identifier>.id = 'CODE\_MAP ' then
 <pregma>.flag := true
else
 <pregma>.flag := false;

MYSTRO contains utilities to translate notation such as <identifier>.id into the appropriate stack references.

#### ADVANTAGES OF ADA

In addition to representation specifications and pragmas, Ada has a variety of programming features especially suited to interactive-mode simulation applications. Some of these are described below.

Safety in the Multi-Programming Mode. Ada encourages two of the main software engineering techniques to facilitate the rapid construction of reliable software for large and complex software projects. These two techniques, data encapsulation and safe separate compilation, are employed in the packages that mimic network nodes. The package body (normally invisible to other programming modules) contains the hardware task which corresponds to the code t be executed on the processing element. The package specification (or visible part) contains all the variables needed for import/export and the task entries needed for synchronization. Finally, use of Ada separate compilation facilities guarantees that processing elements cannot communicate directly with each other, that is, a programmer cannot make use of the "innards" of one processing element when describing the behavior of another. This frees the programmer of the responsibility of effecting the bus communications directly and also allows the Ada programs to run on uniprocessors without any change in code. Such orthogonality

allows programmers and engineers to concentrate on individual processing element correctness and efficiency without worrying about ripple effects on the other processing elements.

Abstract Data Types. Ada's abstract data type capability diminishes the distance between the programming model and the original simulation applications. Through the generic and package constructs, new data types specific to the application can be created together with the operations necessary to manipulate these types. These operations are allowed to have standard forms such as +, -, <, and so on. For example, in a package specification we may create a type VECTOR together with plus operations (all denoted by +) for various combinations or scalar and vector addition. It is expected that many packages particularly suited to real-time simulation applications will be constructed and sold by conmercial vendors (perhaps in Ada Package Stores). Consequently program systems may be partially built with off-the-shelf components instead of being hand-crafted each time.

<u>Real-Time</u> <u>Constructs</u>. Ada has a variety of real-time features which allow real-time constraints to be employed in simulation applications. These include the ability to deactivate a task for a specified period of time, as well as wait a specified time before aborting a prospective rendezvous. Moreover, a predeclared package CALENDAR allows arithmetic on wall-clock times and durations, as well as access to the system clock. One specific application is to monitor lock-step compute-data cycles.

•

#### CONCLUSION

The concept of implementing a higher-order language on a computer network by means of a precompiler has proven to be extremely fruitful. Not only was it possible to map programs for the original lock-step network design onto the hardware, but it now appears feasible to apply this technique to more general network designs. Moreover, many of the system facilities required for interactive-mode simulation can be implemented by means of precompilation. Our research has demonstrated the usefulness of this approach both on the original hardware design and on networks of more general structure.

## REFERENCES

- Krosel, Susan M. and Milner, Edward J., "Application of Integration Algorithms in a Parallel Processing Environment for the Simulation of Jet Engines", Proceedings of the 15th Annual Simulation Symposium, Tampa, March 1982, pp. 121-144.
- Blech, Richard A. and Arpasi, Dale J., "An Approach to Real-Time Simulation using Parallel Processing", NASA Lewis Research Center, Cleveland, Ohio.
- Ichbiah, Jean et al., Reference Manual for the Ada Programming Language, United States Department of Defense, July, 1980.
- Feyock, Stefan and Collins, W. Robert, "Ada and Multi-processor Real-time Simulation", Proceedings of the 16th Annual Simulation Symposium, Tampa, March 1983.
- 5. Collins, W. Robert and Noonan, Robert E., The Mystro Parser Generator User's Manual, Version 6.3, College of William and Mary, Williamsburg, Virginia, October 1982.

# APPENDIX

•

# EXAMPLE PRECOMPILER RUNS

## ORIGINAL PROGRAM INPUT TO PRECOMPILER

The following program is the result of translating a sample FORTRAN simulation program furnished by NASA/Lewis into Ada. As can be seen, the format of this Ada program conforms to the Ada model described in the report. It consists of tasks A, B, C, D, and IOP, and a TRANSFER\_CONTROLLER to move data among them. This program will run on any machine with a full Ada compiler. It was processed by the precompiler, which split it into separate procedures intended to run on the nodes of a network.

------ORIGINAL PAGE IS ÷ .• OF POOR QUALITY College of William and Mary: Source Listing 27/11/84 14:36:48 • Spurce Line Linad 3 : pragma code\_map (internal => 4, actual => "cou\_4"); 1 : prayma code\_map (actual => "cpu\_3", internal => 8); 2 З : pragma code\_map ("cou\_C", internal => C); ) : pragma code\_map (internal => 0,"cpu\_0"); : pragma code\_map (internal => IOP, actual => "IOP\_thing"); 5 ) ċ 7 : pragma transfer (TRANSFER\_CONTROLLER); 3 : 7 : package VECTORS is ) 10 type COORDINATE is (X, Y): : type VECTOR is array (COORDINATE) of FLOAT: 11 : ORIGIN : constant VECTOR := (X => 0.0, Y => 0.0); 12 ) : 13 : 14 : function "+" (C, D : VECTOP) return VECTOR; 15 / function "-" (C, D : VECTOR) return VECTOR; ) : 15 : function "#" (C : FLOAT: D : VECTOR) return VECTOR: 17 : 13 : and VECTORS: ) 19 : 20 21 : ) : packaga body VEGTORS is 2.2 23 : 24 function "+" (C, C : VECTOR) return VECTOR is : ) 25 : begin 25 return (X => C(X) + D(X), Y => C(Y) + D(Y)): 1 ana "+": 27 : ر 23 : 29 function "-" (C, D : VECTOP) return VECTOR is : 30 : begin ) 21 return (X => C(X) - O(X), Y => C(Y) - D(Y)); : end "-": 3.2 : 33 : ) 34 Function "#" (C : FLEAT; C : VECTOR) naturn VECTOR is : 3.5 : bagin 3 5 neturn (X => C + P(X), Y => C + B(Y)); : ) end "\*"; 37 : 33 :

A.2

ر

# ORIGINAL PAGE 15 OF POOR QUALITY

) College of William and Many Source Listin; 27/11/84 14:36:48 9 . Line: Source Line : end VECTORS: 39 40 : 41 : 42 : 43 : with VECTORS; use VECTORS; 44 : package GLOBAL is 45 A : FLOAT : := 1.00; 8 .: FLC4T 46 : := 1.00: OT : FLOAT 47 : := 0.02: ) 43 H : FL317 : := 0.04; ": FLOAT 49 : := 10.00: L 50 N : INTEGER := INTEGER(L/CT): : ) UN : FLOAT 51 -:= 1.00; : 52 : function DERIVATIVE (4 : VECTOR) neturn VECTOR: 53 ) : 54 : end GLOBAL: 55 : 56 : ) 57 : 5 6 : package body GLOBAL is 59 : ) - function DERIVATIVE (C : VECTOR) return VECTOR is 60 : 61 : begin neturn (X => C(Y), Y => (1.0/4) \* (UN - C(X)) - (B/A) \* C(Y) ); ·02 : ) 62 end DERIVATIVE: : : and GLOBAL; 64 65 : ) : 66 57 : : with VECTORS: use VECTORS: 63 ) : with GLOBAL: use GLOBAL: 59 70 + with TEXT\_iC: : procedure FEUR\_INTEGRATION\_SCHEME is 71 ) 72 : 73 : packale 4 le X122, X221 : VECTOR: 74 : 75 XPHX2, XPDNX2 : VECTOR := PRIGIN: : 7 ć :

9

)

)

1

PRECEDING PAGE BLANK NOT FILMED A.3

College of William and Mary 27/11/84 14:35:48 ) Source Listing • · • • • • Line≓ Source Line ) 77 task A\_CODE is : 73 : entry START\_UP: 79 : entry RESUME: `) 3.0 : and 4\_0008; 21 : and 1: ) 32 : 23 : package 3 is 24 : XHP2, XPDM, XPDHP : VECTOR: 35 : XPNX, XPONX : VECTOR := ORIGIN; ) 3.5 : task S\_CODE is 87 : 8.8 : entry START\_UP: ) 39 : antry RESUME: and 3\_0005: 30 : 91 : and B: ) 92 : 93 : packaga C is 94 : XNP3, XPON, XPONP : VECTOR: ) 95 : XDN, XN : VECTOR := ORIGIN: 96 : 97 : task 0\_000E is ) 93 : entry START\_UP: antry RESUME: 99 : 100 : and C\_CODE: ر 101 : ena C: 102 : 103 : package 0 is ر XOPM2, XNPB : VECTOR: 104 : 105 X:P : VECTOR := ORIGIN; : 106 : ) 107 ; task 0\_0005 is entry START\_UP: 103 : 109 : entry RESUME: ) and 0\_000f; 110 : 111 : and D: 112 : 113 : packaga IDP is

114 : XP1X,

J

7

# ORIGINAL PAGE IS DE POOR QUALITY

		•				· .			
						**		· · · · -	
			· ··· ·		· •	·· ·			
	• •								•
Collega	e of Will	liam and M	əry		Scur	rce Li	sting	27/11/84	14:35:48
Lines	Source	e Líne 👘			•	3	<u>.</u>		· · <b>-</b>
115	:	XPNX2 : V	ECTO	R ;					
115	:								
117	:	task ICP_	CODE	15					
113	:	antry	STAE	T_UP	:				
119	:	entry	RESU	ME:		· .			
120	:	end IDP_C	005:						
121	: and	a 182:							
122	:								
123	: tag	sk TRANSFE	°_CC	NTRC	LLE	l is			
124	:	entry SIG	NAL:						
125	: and	d' TRANSFER	<u>icon</u>	TROL	LER		• •		
126	:		-						
127	:								
123	:								
129	: pa	ckags body	A 1	ē					
130	:								
131	:	task body	4_C	0 D E	is				
132	:	begin	-					•	
133	:	accept	STA	ST U	⊃;				
134	:	1000	•	-		•			
135	:	XPR	X 2	:= X	N P 2	+ 4.0	* +*X20!	::	
136	:	X20	2X.2	:= 0	TRE	ATTVE	CXPNX22	:	
137	:	TRA	NSFE	s co	NTR	DUL ER.	SIGNAL		
133	:	acc	ept	รสิร์เ	w <b>E</b> :				
139	:	end lo	op:	•		1.e.			
140	:	end 4 000	Ξ:						
141	: 203	d A;							
1+2	•								
143	:								
144	: pa	ckada body	3 i	3					
145	:	··· • · · · · · · · · ·	-						
146	:	task body	3 C	000	is				
147	:	bagin							
143	:		57-	27 1	17:				
143	:	1000							
156	:	<u>√</u> ⊃:;	x :	- (	.e.; -	• <u>1.</u> 3a	H. (YOPN	+ xpampa:	
1 = 1	:	(22	nx :			4714=0	KONYT		•
• - •									

)

.

.

College of William and Many — Source Listing 27/11/84 14:36:48

3

į, 

÷

Line# Source Line ) Bodept RESUME: 153 : 154 : end loop: :=000\_5 bne 155 : ) : 156 and 2; 157 : 158 : ) 159 : packaje body C is 160 : ) 151 : task body C\_CODE is 162 : begin 163 : accept START\_UP; 154 : 1000 ) XM := XNP3 - 1.5\*H\*(XPDN - 3.0\*XPDNP); 165 : XON := DERIVATIVE(XN): 166 : TRANSFER\_CONTROLLER.SIGNAL: 167 : ) 163 : accept RESUME: and loop: 169 : : end C\_CODE; 170 j 171 : and C: : 172 173 : ) 174 : backage body 0 is 175 : 176 : task body D\_CODE is 👘 🖉 ; 177 : begin 178 : accept STAPT\_UP; 173 : 1000 ) 180 XNP := XNP3 + 2.0 × 4 \* XONP2: : 131 XONP := DERIVATIVE(XMP): : TRANSFER\_CENTROLLER.SIGNAL: 182 : ١ 183 accept RESUME: : 184 : end loop: 125 and 0\_0005; ; 185 end I: : 137 : 133 : .) 199 : packaga body ICP is 193 : ر

# ORIGINAL PAGE IS OF POOR QUALITY

:\_

P

٦ College of William and Mary Source Listing 27/11/84 14:35:48 1 Lines Source Line 8 191 task body IDP\_CODF is : use TEXT\_IC: 192 - : backage INT\_IC is new INTEGER\_ID(INTEGER); 193 : 3 backage REAL\_IC is new FLCAT\_ID(FLCAT); 154 : 195 : use INT\_IO, REAL\_IO: 196 : 3 197 S1 : INTEGER := 1: : TIN : FLOAT := 0.08: 193 : : Ennay (1..500) of ELDAT: 199 : 7 V -3 200 : array (1..5)0) of FLDAT: : X¥ 201 : 202 : begin 2 203 : accept RESUME: 204 TV(1) := TIM: : TRANSPER\_CONTROLLER.SIGNAL; 205 : ) 206 for I in 1...N loop : 207 : accept RESUME: 208 : XVCS1 ) := PIRST(XPNX); ) 209 XV(S1 + 1) := FIRST(XPNX2); : 210 : TRANSPER\_CONTROLLER.SIGNAL: 211 : i + iiT > 1 then 3 TV(S1) := TV(S1 - 1) + H: 212 : 213 : and if: 214 : TV(S1 + 1) := TV(S1) + H;J 215 51 := \$1 + 2; : 215 end loop: : 217 : PUT(1); PUT\_LINT: 213 : 219 : for I in 1... + 1 loop 220 PUT(TV(I)); : A 221 : PUT(XV(I)): 222 : PUT\_LINT: 223 : end loopt 224 : and 10P\_0005; 223 : and IDP: 225 : 227 : 226 : task body TRANSFER\_CONTROLLER is

A.7

College of William and Mary ) Source Listing 27/11/84 14:36:48 Source Line Line≠ 223 : use 4, 8, C, D, IDP; 230 NO\_DF\_PPCCESSORS : constant := 5: : . SIGHAL\_COUNT : INTEGER range 0..ND\_DF\_PROCESSORS; 231 : 232 : ·begin for NT in 1. N loop 233 : 234 : 235 I= C.XNI : A.XNP2 ... 3.X7192 := C.XN: 236 : 227 C.XNP3 : := D.XNP: 238 : D.XNF3 := 0.XMP: 239 : DIXONP2 :="C.XDN: 240 : S.XPONP 1= B.XPONXI ) 241 : C.XPONP t= 8.XPENX: := A.XPONX2; 242 4.X200 : 243 B.XPON := A.XPDMX2: : ) 244 : C . X ? 2 !: := A.XPONX2: IOP:XPNX := E.XPNX; 245 : 246 : IOP.XPNX2 := A.XPNX2: ) 247 : 243 : A\_CODE RESUME: 249 P\_CODE.RESUME; : Ż 250 : C\_CODE.RESUME; 251 D\_CODE.RESUME: : 252 : IOP\_CODE.RESUME: J 253 : 254 ; SIGNAL\_COUNT := NC\_OF\_PPCCESSORS: while SIGNAL\_COUNT > 0 1000 255 : 256 : accapt SIGNAL: 257 : SIGNAL\_COURT := SIGNAL\_COUNT - 1; 253 : end loop: 259 : 250 and loop; : 251 and TRANSFER\_CONTROLLER: : 262 : 263 besin -- aumry main procedure : 264 null: : 265 : and;

, ji

J

A.8 🚿

# OUTPUT OF THE PRECOMPILER

The following Ada procedures A, B, C, D, and IOP were produced as output by the precompiler processing the previous program. The intent is that each of these procedures be assigned to a processor of the network, as specified by the pragmas of the original program. Note that the the precompiler has replaced the data transfers specified in TRANSFER\_CONTROLLER by calls to the MOVE and TRANSFER entries of the bus package. r

Ŧ

¢

£

£.

E

procedure 4 is XNF1, XP2H : VECTOR: XPNX2, XPDAX2 : VECTOP := DFIGIA; bagin 1000 exit when INPUT\_READY: --Busy loop, waiting for signal --connesponds to START\_UP end loop; 1000 MEVECTE => XPDN, FROM => XPDN\_LOC ): MOVE(TO => XMP2, FROM => XMP2\_LOC ): XPMX2 : := XHP2 + 4.0HPPAXPDN: XPDNX2 := CERIVATIVE(XP4X2): TRANSFERCVALUE => XPUX2+ SEND\_TO => ICP. ADDRESS => XPNX2\_LOC ): €. TRANSFER(VALUE => XPDNX2, SEVO\_TO => C. ADDRESS => XPDH\_LDC ): TRANSFER(VALUE .. => XPDNXC, SEND\_TO => 8. ADDRESS => XPDN\_LOC ): ¢. TRANSFER(V4LUE => XPDNX2, SENO\_TO => A, ADDRESS => XPDN\_LCC D: C 1000 exit when INPUT\_READY: --Busy loop, waiting for signal £ --connesponds to RESUME end loop; end loop: 6 end A: ٤.

· A.10

# ORIGINAL PACE IS OF POOR QUALITY

# procedure 3 is

Э

)

Э

:)

)

)

)

)

)

# procedure 3 is XNP2, XPDN, XPDNP : VECTOR; XPNX, XPDNX : VECTOR := CRIGIN;

begin 1000 exit when INPUT\_READY: -- Busy loop, waiting for signal --conneaponds to START\_UP end loop: 1000 MOVE(TE => XPON, FROM => XPON\_LOC ): MOVE(TO => XPONP, FROM => XPONP\_LOC ): MOVE(TO => XNP2, FROM => XMP2\_LOC ): X2NX := XNP2 + 1.5#H#(MPDN + K2DNP); XPDNX := DERIVATIVE(XPNX): TRANSBER(VALUE => XPMX, SEND\_TO => ICP, ADDRESS => XPMX\_LOC ): TRANSFEROVALUT => XPC1X. SEND\_TO => C, ADDRESS => XPDMP\_LDC ); TRANSFER(VILUS => XPONX, SEVOLTO => 0, 400FESS => XPDNP\_LOC ): 1000 exit when INPUT\_FFATY: --Busy loop, waiting for gignel ++connesponds to RESUME end loop: end loop:

and S;

. . the second

. .

procedure C 13

}

)

)

)

)

)

3

)

)

)

)

)

)

•

# ORIGINAL PARE IS OF POOR QUALITY

•

procedure C is XNF3, XPON, XPONO : VECTOR: : VEGTOR := ORIGIN: XON, XN begin 1000 exit when INFUT\_READY: -- Busy loop, waiting for signal --corresponds to START\_UP end loop; 1000 MOVE(TO => XPON, ERON => XPON\_LOC ): MOVE(TO => XPONP, FROM => XPDNP\_LOC ): MOVE(TO => XNP3, FROM:=> XNP3\_LOC ): XN := XNPB - 1.5#H#(XPDN - 3.0#XPDNP); XDN := DERIVATIVE(XN); TRANSFERCVALUE => XDN. SENC\_TO => D, ADDRESS => XDNP2\_LOC ): TRANSFER(VALUE => XM. SENC\_TO => B, ADDRESS => XNP2\_LOC >: TRANSFER(VALUE => XN, SEND\_TO => A, ADDRESS => XNP2\_LOC ): 1000 exit when INPUT\_READY: --Susy loop, waiting for signal --corresponds to RESUME end loop; end loop: end C;

OF POOR QUALITY procedure, D is procedure 3 is XDPN2, XNP3 : VECTOR: : VECTOR := ORIGIN; XNP begin 1000 exit when INPUT\_READY: --Busy loop, waiting for signal -- corresponds to STAFT\_UP end loop: ... . 1000 MOVE(TD => YONP2, ERGM => YONP2\_LOC ): MOVE(TO => XNP3, FROM => XNP3\_LOC ): XHP := XNP3 + 2.0 \* H \* XDNP2: XDMP := DERIVATIVE(XMP): TRINSPER(VALUE => XNP, SENE\_TO => D; ADDRESS => XNP3\_LDC ); TRANSFER(VALUE => XMP, SENC\_ID => C, ADDRESS => XMP2\_LCC ): 1000 axit when INPUT\_READY: --Busy loop, waiting for signal --connesponds to RESUME and loop: end loop: and D;

)

)

)

)

)

)

)

)

)

)

)

A:13

ORIGINAL PAGE IS

```
)
     procedure IDP is
                    . .
)
     procedure IOP is
         XPHX,
ì
         XPNX2 : VECTOR:
            USB TEXT_IO;
            package INT_IG is new INTEGER_ID(UNTEGER);
Ì
            package REAL_ID is new FLCAT_IC(FLCAT):
            use INT_ID, PEAL_ID;
3
            S1 : INTEGER := 1:
            T1N : FLOAT := 0.03:
            TV .: array (1..500) of FLCAT:
)
            XV : array (1...500) of FLCAT;
)
         begin
            B&Cspt RESUME:
            TV(1) := TIN;
            TRANSFER CONTROLLER.SIGNAL:
)
            for I in 1.... loop
               MOVE(TO => XPNX2, FROM => XPNX2_LOC ):
               MOVE(TO => XPUX. FROM => XPNX_LOC ):
)
            1000
               exit when INPUT_READY:
               --Susy loop, waiting for signal
)
               --corresponds to RESUME
            end loop;
                       ) := FIRST(XPHX);
               XVCS1
Ì
               XV(31 + 1) := EIRST(XRMX2):
               if NT > 1 then
                  TV(S1) := TV(S1 - 1) + H:
)
               end if:
               TV(S1 + 1) := TV(S1) + H:
                          := 51 + 2:
               51
```

end loop: PUT(1): PUT\_LINI:

procedure IGP is

۵

)

ر

)

)

ł

ł.

· · · ·

for I in 1...N + 1 loop

FUT(TV(I)): PUT(XV(1)):

PUT\_LINT:

end loop: end IDP:

## RUN OF THE PRECOMPILER OUTPUT ON A SIMULATED NETWORK

The procedures output by the precompiler were run on a network simulated by a set of Ada tasks running on a WICAT computer on which a large subset of Ada is implemented. Each task of the following program represents a processor node of a network.

After the original program was split by the preprocessor, the components were moved to the WICAT and all non-supported Ada features were removed (manually). The components were then recombined into the following program, compiled using the WICAT Ada compiler, and run.

	•	
		ODIONIAL DACE IC
	•	
		OF POOR QUALITY
<b>、</b> ) <sub>2</sub>		
		This Ada program consists of several compilation units and compiles
J		
		· · · · · · · · · · · · · · · · · · ·
_		
J.		This Ada program consists of savaral compilation units and compiles
	·	on the Wicat Ada compiler
		It was produced by running the precompiler written by Laurie King
<b>)</b>		on the file Another.ada which contains the source (almost) equivalent to
		the Ada program originally run at ICASE
<b>_</b> )		After splitting the program the components were moved to the Wicat and all
		.non-supported_Ada_features_were_removedThe_components_were_then
		recombined and compiled. Two discrepencies from the ICASE-correct version
.,)		were discovered and corracted: Variables were mistyped resulting in
		other_program_vahiable_names.
·		
<b>, _)</b> _		with global; use global;
		with vectors;use. vectors;
		with bus; use bus;
<b>_</b> )		WITH TEXT_IC; use TEXT_IC;
		WITH INTEGER_IQ,
		FLOAT_IO(FLOAT); .
<b>_</b> )	•	Use integer_io,float_io;
	-	<u>Procedure_main_is</u>
		task A is end;
$\mathbf{J}$		task 5 is end;
		task Clistend;
5		task D is end;
$ \mathbf{J} $		task IOP is end:
		· · · · · · · · · · · · · · · · · · ·
、		task body A is
		XNP2, XPDN : VECTOR:
		_XPNX2, XPDNX2 : VECTOR := ORIGIN:
,		
•		begin
		e a construction de la construction •
ì		
•		exit when involt_Stady:
		Busy_loop, waiting for signal
ì		corresponds to Stars_UP
•		end loop;
		· · · · · · · · · · · · · · · · · · ·
•		MONACYACYACAATERADI
		· · ····· · · · · · · · · · · · · ·
æ		
<i>*</i>		

.

•

. A.16

.

. .

 $I_{i} = \frac{1}{2}$ 

4

•• . -This Ada program consists of several compilation units and compiles \_\_\_\_\_ P) put\_line("4"); MOVE(XNP2, XNP2\_LOC ): XPNX2 := XMP2 + 4.0#H\*XPDN; Ø, XPONX2 := DERIVATIVE(XPNX2); TRANSFERCXPNX2, . . . . IOP\_task, XPNX2\_LOC ); . . TRANSFER(XPDMX2, ..... C\_task, XPEN\_LOC ): TRANSFERCXPDNX2, B\_task, XPDN\_LOC ): A\_task, XPON\_LOC ); .100p exit when INPUT\_READY: --Busy loop, waiting for signal ....-connesponds\_to.RESUME end loop; 0 end loop; end.A; task body -3 is XNP2, XPON, XPONE VECTOR: XPNX, XPDMX : VECTOP := ORIGIN: begin ..... 100p -mausy loop, waiting for signal -- corresponds to START\_UP end loop; loop MOVE(XPDN, XPON\_LOC ); put\_line("3"); ) \_\_\_\_\_MOVE(XRONE, XRONP\_LOC ): HOVE(XNP2, XNP2\_LOC ): X20X := XNP2 + 1.5%H\*(XPON + XPDMP);

A.17

1 .

# ORIGINAL PAGE IS OF POOR QUALITY

Ľ

1.

-	
	. XPDNX := DERIVATIVE(XPNX);
	TRANSFERCERIX.
·:	100 task.
:	YONY LOC Y
	C_task,
	XPONP_LOC >; ///////////////////////////////////
	TRANSFERCXPONX,
	8 task.
	XPARE LOC DI
:	loop
	GXIT WHEN INPUL_KEAUT
	Susy loop, walting for signal
-	
	end loop;
•	end loop;
-	end 3:
:	
:	
	task body CIS
	XNP3, XPON, XPONP : VECTOR:
	XON, XN : VECTOR := ORIGIN:
	ма маке и на мала и на маке и на маке и на маке и ма
	begin
	1000
	axit when INPUT SEADY:
•	
	corresponds to START_UP
	end loop;
	100p
	s
	MGVE(XPDN. XPDN LOC ):
	PUT = I = I = V = C = C
	WOVERYDDME. YDDME FAR D''''''''''''''''''''''''''''''''''''
	HOTEXAFUNEJ AFUNELUU J. Honeennaa - Vida Lac X.
	MUVE(XMP:) XMP3_LOC_);
	XN := XNP3 - 1.5*H*(XPDN - 3.0*XPDNP);
	XDN := DERIVATIVE(XN);
	D task.

J

A.18

			•		
	•				
- This Ada program consists of several compil	ation	units	and	compiles	
		· • -	•• •		
TRANSFERCXN.					
XNP2_LOC ):					
TRANSFER(XN,					
<u>A_task</u> ,					• •
XNP2_LUU );					
LOOP , avit Whan INPUT PEADY:					
Busy loop, waiting for signal					
corresponds to RESUME					
end loop;			• - • -		
end loop;					
end (;					
····· · · · · · · · · · · · · · · · ·			•		
task body 0 is					
XDNP2, XNP3 : VECTOR;					
XNP : VECTOR := ORIGIN:					
loop					
exit when INPUT READY:					
Busy loop, waiting for signal					
corresponds to START_UP					
end loop;					
		÷			
BUYE(KDAP2; KDAP2_UUU ); DHT HITME(MDM);					
MOVE(XNPS, XNPS LOC );					
XNP := XNP3 + 2.0 # H * XCMP2:					
TRANSFERCXNP,					
D_task,					
XNP3_LCC ):					
1 べらいつでにゃく入りてす。					
XNPE LOC D:					
1000					
Busy loop, waiting for signal					
connesponds to RESUME					

A.19

-

1 .

2

# ORIGINAL PAGE IS OF POOR QUALITY

------This Ada program consists of several compilation units and compiles . .. ... . . .... end loop: .....end.lo.p:..... end D: task body IOP is XPNX. XPNX2 : VECTOR: ------- --S1 : INTEGER := 1: TIN : FLOAT := 0.03: . . . . . . . . TV : array (1..500) of FLOAT; XV : array (1..500) of FLCAT; . . . . . . . . . . . . . . begin 1000 \_\_\_\_exit\_when INPUT\_READY: --Busy loop, waiting for signal --corresponds to START\_UP . \_\_\_\_\_end.loop: ------accept RESUME; TV(1) := TIN:--TRANSFER\_CONTROLLER.SIGNAL; . . . . . . . . . \_\_\_\_\_ion\_L\_in\_l.\_N\_loop\_\_\_\_ PUT\_LINE("P"); --accept RESUME: MOVE(XPNX, XPNX\_LOC ): 100p --Susy loop, waiting for signal --connesponds to PESUNE \_\_\_end\_loop;\_\_\_\_ XV(S1 ) := FIRST(XPNX); XV(S1 + 1) := FIRST(XPNX2); if I > 1 then TV(S1) := TV(S1 - 1) + H;and it;

A.20

1 ·

. . . . ÷. **...** . . This Ada program consists of several compilation units and compiles TV(S1 + 1) := TV(S1) + H:<u>S1</u> <u>:= S1 + 2;</u> end loop; PUT(N); text\_io.PUT\_LINE("##"); **. .** . . for I in 1...N + 1 loop PUT(TV(I)); PUT(XV(I)); . . . text\_io.PUT\_LINE("\*"): end loop; and ICP; . .. .**.** begin NULL; - - - -PUT\_LINE("XXX"); put\_line("Main"); and main; -----..... - - ----- -- -

S

A.2.1

1 .

t

· •	<u> </u>	1 4 
است و التقارف الله التقارب الله و المحالية و التقارف و التقارف و التقارف التقارب الله و التقارب الم	ORIGINAL	PAGE IS
Vith global; usa global:		( YOUTH I
ith global; use global; ith vectors; use vectors	;	
ackage EUS is		
INPUT_READY : booles	an := true; •	
type_5US_ADDR_is(	X <u>PON_LOC, XPNX2_LOC,XD</u> YPONP_LOC, XPNX_LOC, X	NP2_LOC, XNP2_LOC, NP3_LOC);
BUSV : ARRAY (BUS_	ADDR) of VECTOR;	
procedur <u>a MOVE ( TO</u> FRI	CM : BUS_ADDR):	
procedure TRANSFER	(Value : VECTOR: SEND_TO : TASK_NAME: ADDRESS : BUS_ADDR);	
end SUS;	······································	
with_text_io;_use_text_io package body BUS is	;	
pnocedune_MCVEC_TO FR	: out VECTOR;	
begin put_line("; PUT_LINE(")	move"): L");	<b></b>
TO := EUSV PUT_LINE(") end move;	(FROM):	····· · · · · · · · · · · · · · · · ·
procedure TRANSFER	CVALUE : VECTOR: SEND_TO : TASK_NAME;	••••
beyin put line("	<pre>LADDRESS : BUS_ADDR) is transfer");</pre>	S
· · · •	· · · ·	
<u>_</u> • • • • • • • • • • • • • • • • • • •	A22	میں میں اس میں ہوت ہوتا ہو کو کر کر اور ایک ایک اور ایک ایک اور ایک ایک کر ایک ایک کر ایک ایک ایک ایک ایک ایک ا ایک ایک ایک ایک ایک ایک ایک ایک ایک ایک
1		• *

. •

.

<del>.</del> ...

.

With global; use global;	
	· · · · · · · · · · · · · · · · · · ·
and;	
end 803;	······································
·····	
······································	· · · · · · · · · · · · · · · · · · ·
	· · · · · · · · · · · · · · · · · · ·
	· · · · · · · · · · · · · · · · · · ·
	· · · · · · · · · · · · · · · · · · ·
· · · · · · · · · · · · ·	• • • • • • • • • • • • • • • • • • • •
	· · · · · · · · · · · · ·
	· · · · · · · · · · · · · · · · · · ·
· · · · · · · · · · · · · · · · · · ·	
المعتمية والمعتدية	• • • • •

PRECEDING PAGE BLANK NOT FILMED